iSBC® 86/05 SINGLE BOARD COMPUTER

- iAPX 86/10 (8086-2) Microprocessor with 5 or 8 MHz CPU clock
- Fully software compatible with iSBC[®] 86/12A Single Board Computer
- Optional iAPX 86/20 Numeric Data Processor with iSBC [®] 337 MULTIMODULE [™] Processor
- 8K bytes of static RAM; expandable on-board to 16K bytes
- Sockets for up to 64K bytes of JEDEC 24/28-pin standard memory devices; expandable on-board to 128K bytes
- Two iSBX[™] bus connectors
- 24 programmable parallel I/O lines

- Programmable synchronous/asynchronous RS232C compatible serial interface with software selectable baud rates
- Two programmable 16-bit BCD or binary timers/event counters
- 9 Levels of vectored interrupt control, expandable to 65 levels
- MULTIBUS[®] interface for multimaster configurations and system expansion
- Supported by a complete family of single board computers, memory, digital and analog I/O, peripheral controllers, packaging and software

The iSBC 86/05 Single Board Computer is a member of Intel's complete line of OEM microcomputer systems which take full advantage of Intel's technology to provide economical, self-contained, computerbased solutions for OEM applications. The iSBC 86/05 board is a complete computer system on a single 6.75 × 12.00-in. printed circuit card. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial communications interface, priority interrupt logic and programmable timers, all reside on the board. The large control storage capacity makes the iSBC 86/05 board ideally suited for control-oriented applications such as process control, instrumentation, industrial automation, and many others.



OCTOBER 1984 AFN-01819B

FUNCTIONAL DESCRIPTION

Central Processing Unit

The central processor for the iSBC 86/05 board is Intel's iAPX 86/10 (8086-2) CPU. A clock rate of 8 MHz is supported with a jumper selectable option of 5 MHz. The CPU architecture includes four 16-bit byte addressable data registers, two 16-bit memory base pointer registers and two 16-bit index registers, all accessed by a total of 24 operand addressing modes for comprehensive memory addressing and for support of the data structures required for today's structured, high level languages as well as assembly language.

Instruction Set

The 8086 instruction repertoire includes variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulation functions.

For enhanced numerics processing capability, the iSBC 337 MULTIMODULE Numeric Data Processor extends the iAPX 86/10 architecture and data set. Over 60 numeric instructions offer arithmetic, trigonometric, transcendental, logarithmic and ex-

ponential instructions. Supported data types include 16, 32, and 64-bit integer, and 32 and 64-bit floating point, 18-digit packed BCD and 80-bit temporary.

Architectural Features

A 6-byte instruction queue provides pre-fetching of sequential instructions and can reduce the 750 nsec minimum instruction cycle to 250 nsec for queued instructions. The stack-oriented architecture readily supports modular programming by facilitating fast, simple, inter-module communication, and other programming constructs needed for asynchronous real-time systems. The memory expansion capabilities offer a 1 megabyte addressing range. The dynamic relocation scheme allows ease in segmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K bytes at a time and activation of a specific register is controlled explicitly by program control and is also selected implicitly by specific functions and instructions. All Intel languages support the extended memory capability, relieving the programmer of managing the megabyte memory space, yet allowing explicit control when necessary.



Figure 1. iSBC [®]86/05 Block Diagram

Memory Configuration

The iSBC 86/05 microcomputer contains 8K bytes of high-speed static RAM on-board. In addition, the on-board RAM may be expanded to 16K bytes with the iSBC 302 MULTIMODULE RAM option which mounts on the iSBC 86/05 board. All onboard RAM is accessed by the 8086-2 CPU with no wait states, yielding a memory cycle time of 500 nsec.

In addition to the on-board RAM, the iSBC 86/05 board has four 28-pin sockets, configured to accept JEDEC 24/28-pin standard memory devices. Up to 64K bytes of EPROM are supported in 16K-byte increments with Intel 27128 EPROMs. The iSBC 86/05 board is also compatible with the 2716, 2732A, and 2764 EPROMs offering expansion to 8, 16 and 32K bytes, respectively.

With the addition of the iSBC 341 MULTIMODULE EPROM option, the on-board capacity for these devices is doubled, providing up to 128K bytes of EPROM capacity on-board.

Parallel I/O Interface

The iSBC 86/05 Single Board Computer contains 24 programmable parallel I/O lines implemented using the Intel 8255A Programmable Peripheral Interface. The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports indicated in Table 1. In order to take advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line

drivers and terminators, allowing the selection of the appropriate combination of optional line drivers and terminators with the required drive/ termination characteristics. The 24 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector.

Serial I/O

A programmable communications interface using the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the iSBC 86/05 board. A software selectable baud rate generator provides the USART with all common communication frequencies. The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The RS232C compatible interface on each board, in conjunction with the USART, provides a direct interface to RS232C compatible terminals, cassettes, and asynchronous and synchronous modems. The RS232C command lines, serial data lines and signal ground line are brought out to a 26-pin edge connector.

Programmable Timers

The iSBC 86/05 board provides three independent, fully programmable 16-bit interval timers/event counters utilizing the Intel 8253 Programmable

	Port Lines	Mode of Operation					
		· · · ·	Unidire		Control		
Port		Input				Output	
	(4.37	Latched	Latched & Strobed	& Latched & Bidirecti		Bidirectional	
1	8	Х	X	х	X	X	
2	8	X	X	x	X		
3	4	x		x			X ¹
	4	X		× X		· · ·	X ¹

Table 1. Input/Output Port Modes of Operation

NOTE:

1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.

Interval Timer. Each counter is capable of operating in either BCD or binary modes. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters is jumper selectable. The outputs may be independently routed to the 8259A Programmable Interrupt Controller and to the I/O terminators associated with the 8255A to allow external devices or an 8255A port to gate the timer or to count external events. The third interval timer in the 8253 provides the programmable baud rate generator for the iSBC 86/05 board RS232C USART serial port. The system software configures each timer independently to select the desired function. Seven functions are available as shown in Table 2. The contents of each counter may be read at any time during system operation.

Table 2. Programmable Timer Functions

Function	Operation
Interrupt on terminal count	When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.
Programmable one-shot	Output goes low upon receipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retriggerable.
Rate generator	Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.
Square-wave rate generator	Output will remain high until one- half the count has been completed, and go low for the other half of the count.
Software triggered strobe	Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.
Hardware triggered strobe	Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.
Event counter	On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counter "window" has been enabled or an interrupt may be generated after N events occur in the system.

iSBX [™] MULTIMODULE[™]On-Board Expansion

Two 8/16-bit iSBX MULTIMODULE connectors are provided on the iSBC 86/05 microcomputer. Through these connectors, additional on-board I/O functions may be added. iSBX MULTIMOD-ULES optimally support functions provided by VLSI peripheral components such as additional parallel and serial I/O, analog I/O, small mass storage device controllers (e.g., cassettes and floppy disks), and other custom interfaces to meet specific needs. By mounting directly on the single board computer, less interface logic, less power, simpler packaging, higher performance, and lower cost result when compared to other alternatives such as MULTIBUS form factor compatible boards. The iSBX connectors on the iSBC 86/05 provide all signals necessary to interface to the local on-board bus, including 16 data lines for maximum data transfer rates, iSBX MULTIMOD-ULE boards designed with 8-bit data paths and using the 8-bit iSBX connector are also supported on the iSBC 86/05 microcomputer. A broad range of iSBX MULTIMODULE options are available in this family from Intel. Custom iSBX modules may also be designed for use on the iSBC 86/05 board. An iSBX bus interface specification and iSBX connectors are available from Intel.

MULTIBUS[®] SYSTEM BUS AND MULTIMASTER CAPABILITIES

Overview

The MULTIBUS system bus is Intel's industry standard microcomputer bus structure. Both 8 and 16-bit single board computers are supported on the MULTIBUS structure with 24 address and 16 data lines. In its simplest application, the MULTIBUS system bus allows expansion of functions already contained on a single board computer (e.g., memory and digital I/O). However, the MULTIBUS structure also allows very powerful distributed processing configurations with multiple processors and intelligent slave I/O, and peripheral boards capable of solving the most demanding microcomputer applications. The MULTIBUS system bus is supported with a broad array of board level products, LSI interface components, detailed published specifications and application notes.

Expansion Capabilities

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS

compatible expansion boards. Memory may be expanded by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be added with digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers, or hard disk controllers. Modular expandable backplanes and cardcages are available to support multiboard systems.

Multimaster Capabilities

For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically sharing system tasks through communication of the system bus), the iSBC 86/05 board provides full MULTIBUS arbitration control logic. This control logic allows up to three iSBC 86/05 boards or other bus masters, including iSBC 80 family MULTIBUS compatible 8-bit single board computers to share the system bus using a serial (daisy chain) priority scheme and allows up to 16 masters to share the MULTIBUS system bus with an external parallel priority decoder. In addition to the multiprocessing configurations made possible with multimaster capability, it also provides a very efficient mechanism for all forms of DMA (Direct Memory Access) transfers.

Interrupt Capability

The iSBC 86/05 board provides 9 vectored interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 8086 CPU. This interrupt is typically used for signaling catastrophic events (e.g., power failure). The Intel 8259A Programmable Interrupt Controller (PIC) provides control and vectoring for the next eight interrupt levels. As shown in Table 3, a selection of four priority processing modes is available for use in designing request processing configurations to match system requirements for efficient interrupt servicing with minimal latencies. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from all on-board I/O resources and from the MULTIBUS system bus. The PIC then resolves requests according to the selected mode and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked via software, by storing a single byte in the interrupt mask register of the PIC. In systems requiring additional interrupt levels, slave 8259A PICs may be interfaced via the MULTIBUS system bus, to generate additional vector addresses, yielding a total of 65 unique interrupt levels.

Table	3.	Programma	ble l	nterruc	t M	odes
1 0010	υ.	1 rogramme		ntonup		0403

Mode	Operation
Fully nested	Interrupt request line priorities fixed at 0 as highest, 7 as lowest.
Auto-rotating	Equal priority. Each level, after re- ceiving service, becomes the lowest priority level until next interrupt oc- curs.
Specific priority	System software assigns lowest priority level. Priority of all other levels based in sequence numeric- ally on this assignment.
Polled	System software examines priority- encoded system interrupt status via interrupt status register.

Interrupt Request Generation

Interrupt requests to be serviced by the iSBC 86/05 board may originate from 24 sources. Table 4 includes a list of devices and functions supported by interrupts. All interrupt signals are brought to the interrupt jumper matrix where any combination of interrupt sources may be strapped to the desired interrupt request level on the 8259A PIC or the NMI input to the CPU directly.

Power-Fail Control and Auxiliary Power

Control logic is also included to accept a powerfail interrupt in conjunction with the AC-low signal from the iSBC 635 and iSBC 640 Power Supply or equivalent, to initiate an orderly shut down of the system in the event of a power failure. Additionally, an active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences. An auxiliary power bus is also provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

System Development Capabilities

The development cycle of iSBC 86/05 products can be significantly reduced and simplified by



using the Intellec Series Microcomputer Development Systems. The Assembler, Locating Linker, Library Manager, Text Editor and System Monitor are all supported by the ISIS-II disk-based operating system. To facilitate conversion of 8080A/ 8085A assembly language programs to run on the ISBC 86/05 board, CONV-86 is available under the ISIS-II operating system.

IN-CIRCUIT EMULATOR

The ICE-86 In-Circuit Emulator provides the necessary link between the software development environment provided by the Intellec system and the "target" ISBC 86/05 execution system. In addition to providing the mechanism for loading executable code and data into the ISBC 86/05 board, the ICE-86 In-Circuit Emulator provides a sophisticated command set to assist in debugging software and final integration of the user hardware and software.

PL/M-86

Intel's system's implementation language, PL/M-86, is also available as an Intellec Microcomputer Development System option. PL/M-86 provides the capability to program in algorithmic language and eliminates the need to manage register usage or allocate memory while still allowing explicit control of the system's resources when needed.

Run-Time Support

Intel also offers two run-time support packages; iRMX 88 Realtime Multitasking Executive and the iRMX 86 Operating System. iRMX 88 is a simple, highly configurable and efficient foundation for small, high performance applications. Its multitasking structure establishes a solid foundation for modular system design and provides task scheduling and management, intertask communication and synchronization, and interrupt servicing for a variety of peripheral devices. Other configurable options include terminal handlers, disk file system, debuggers and other utilities. iRMX 86 is a high functional operating system with a very rich set of features and options based on an object-oriented architecture. In addition to being modular and configurable, functions beyond the nucleus include a sophisticated file management and I/O system, and powerful human interface. Both packages are easily customized and extended by the user to match unique requirements.

Device	Function	Number of Interrupts
MULTIBUS interface	Requests from MULTIBUS resident peripherals or other CPU boards	8; may be expanded to 64 with slave 8259A PICs on MULTIBUS boards
8255A Programmable Peripheral Interface	Signals input buffer full or output buffer empty; also BUS INTR OUT general purpose interrupt from driver/terminator sockets	3
8251A USART	Transmit buffer empty and receive buffer full	2
8253 Timers	Timer 0, 1 outputs; function determined by timer mode	2
iSBX connectors	Function determined by iSBX MULTIMODULE board	4 (2 per iSBX connector)
Bus fail safe timer	Indicates addressed MULTIBUS resident device has not re- sponded to command within 6 msec	1
Power fail interrupt	Indicates AC power is not within tolerance	1
Power line clock	Source of 120 Hz signal from power supply	1 ·
External interrupt	General purpose interrupt from auxiliary (P2) connector on backplane	1
iSBC 337 MULTIMODULE Numeric Data Processor	Indicates error or exception condition	1

Table 4. Interrupt Request Sources

SPECIFICATIONS

Word Size

INL

INSTRUCTION — 8, 16, 24, or 32 bits **DATA** — 8, 16 bits

System Clock

5.00 MHz or 8.00 MHz ± 0.1% (jumper selectable)

Cycle Time

BASIC INSTRUCTION CYCLE

- At 8 MHz 750 nsec
 - 250 nsec (assumes instruction in the queue)
- At 5 MHz 1.2 µsec
 - 400 nsec (assumes instruction in the queue)
- NOTES:

Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles).

Memory Cycle Time

RAM — 500 nsec (no wait states)

EPROM — Jumper selectable from 500 nsec to 875 nsec

Memory Capacity/Addressing

ON-BOARD EPROM

Device	Total Capacity	Address Range
2716	8K bytes	FE000-FFFFF _H
2732A	16K bytes	FC000-FFFFFH
2764	32K bytes	F8000-FFFFFH
27128	64K bytes	F0000-FFFFFH

WITH ISBC 341 MULTIMODULE EPROM

Device	Total Capacity	Address Range
2716	16K bytes	FC000-FFFFFH
2732A	32K bytes	F8000-FFFFFH
2764	64K bytes	F0000-FFFFFH
27128	128K bytes	E0000-FFFFFH

NOTES:

iSBC 86/05 EPROM sockets support JEDEC 24/28-pin standard EPROMs and RAMs; iSBC 341 sockets also support E²PROMs.

ON-BOARD RAM

8K bytes — 0-1FFF_H

WITH ISBC 302 MULTIMODULE RAM

16K bytes — 0-3FFF_H

I/O Capacity

PARALLEL — 24 programmable lines using one 8255A.

SERIAL — 1 programmable line using one 8251A **ISBX MULTIMODULE** — 2 ISBX MULTIMODULE boards

Serial Communications Characteristics

SYNCHRONOUS — 5-8 bit characters; internal or external character synchronization; automatic sync insertion

ASYNCHRONOUS — 5-8 bit characters; break character generation; 1, $1\frac{1}{2}$, or 2 stop bits; false start bit detection

BAUD RATES

Frequency (kHz) (Software	Baud Rate (Hz)			
Selectable)	Synchronous	Asynch	ronous	
		÷ 16	÷ 64	
153.6	-	9600	2400	
76.8	-	4800	1200	
38.4	38400	2400	600	
19.2	19200	1200	300	
9.6	9600	600	150	
4.8	4800	300	75	
2.4	2400	150	<u> </u>	
1.76	1760	110		

NOTES:

Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (8253 Timer 2).

Timers

INPUT FREQUENCIES

Reference: 2.46 MHz \pm 0.1% (0.041 μsec period, nominal); or 153.60 kHz \pm 0.1% (6.51 μsec period, nominal)

NOTES:

Above frequencies are user selectable.

Event Rate: 2.46 MHz max

OUTPUT FREQUENCIES/TIMING INTERVALS

Function	Sir Timer/	ngle Counter	Dual Timer/Counter (Two Timers Cascaded)	
	Min	Max	Min	Max
Real-time Interrupt	1.63 μs	427.1 ms	3.26s	466.50 min
Programmable one-shot	1.63 µs	427.1 ms	3.26s	466.50 min
Rate generator	2.342 Hz	613.5 kHz	0.000036 Hz	306.8 kHz
Square-wave rate generator	2.342 Hz	613.5 kHz	0.000036 Hz	306.8 kHz
Software triggered strobe	1.63 μs	427.1 ms	3.26s	466.50 min
Hardware triggered strobe	1.63 μs	427.1 ms	3.26s	466.50 min
Event counter		2.46 MHz	-	· ·

Interfaces

MULTIBUS — All signals TTL compatible **iSBX BUS** — All signals TTL compatible **PARALLEL I/O** — All signals TTL compatible **SERIAL I/O** — RS232C compatible, configurable as a data set or data terminal **THEP** — All signals TTL compatible

TIMER — All signals TTL compatible

INTERRUPT REQUESTS — All TTL compatible

Connectors

Interface	Double- Sided Pins (qty)	Centers (in.)	Mating Connectors
MULTIBUS™ System	86	0.156	Viking 3KH43/9AMK12 Wire Wrap
iSBX [™] Bus 8-Bit Data 16-Bit Data	36 44	0.1 0.1	iSBX 960-5 iSBX 961-5
Parallel I/O (2)	50	0.1	3M 3415-000 Flat or TI H312125 Pins
Serial I/O	26	0.1	3M 3462-0001 Flat or AMP 88106-1 Flat

Line Drivers and Terminators

I/O DRIVERS — The following line drivers are all compatible with the I/O driver sockets on the iSBC 86/05 board

Driver	Characteristic	Sink Current (mA)
7438	I,OC	48
7437	1 .	48
7432	NI	16
7426	I,OC	16
7409	NI,OC	16
7408	NI -	16
7403	I,OC	16
7400	I	16

NOTES:

I = inverting; NI = non-inverting; $OC = open \ collector$.

Port 1 of the 8255A has 20 mA totem-pole bidirectional drivers and 1 $k\Omega$ terminators

I/O TERMINATORS — 2200/3300 divider or 1 k0 pullup

220Ω/330Ω (ISBC 901 OPTION)



MULTIBUS® Drivers

Function	Characteristic	Sink Current (mA)
Data	Tri-State	50
Address	Tri-State	50
Commands	Tri-State	32
Bus Control	Open Collector	20

Physical Characteristics

WIDTH — 12.00 in. (30.48 cm) HEIGHT — 6.75 in. (17.15 cm) DEPTH — 0.70 in. (1.78 cm) WEIGHT — 14 oz (388 gm)

Electrical Characteristics DC POWER REQUIREMENTS

Configuration	Current Requirements (All Voltages ±5%)		
	+ 5V	+ 12V	- 12V
Without EPROM ¹	4.7A	25 mA	23 mA
RAM only ²	120 mA		
With 8K EPROM ³ (using 2716)	5.0A	25 mA	23 mA
With 16K EPROM ³ (using 2732A)	4.9A	25 mA	23 mA
With 32K EPROM ³ (using 2764)	4.9A	25 mA	23 mA

NOTES:

1. Does not include power for optional ROM/EPROM, I/O drivers, and I/O terminators.

2. RAM chips powered via auxiliary power bus in power-down mode.

 Includes power required for 4 ROM/EPROM chips, and I/O terminators installed for 16 I/O lines; all terminator inputs low.

Environmental Characteristics

OPERATING TEMPERATURE — 0°C to 55°C **RELATIVE HUMIDITY** — to 90% (without condensation)

Reference Manual

143153-001. — iSBC 86/05 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number Description

SBC 86/05

16-bit Single Board Computer with 8K bytes RAM