
iSBC® 86/35 SINGLE BOARD COMPUTER

- iAPX 86/10 (8086-2) Microprocessor with 5 or 8 MHz CPU clock
- Optional iAPX 86/20 Numeric Data Processor with iSBC® 337 MULTIMODULETM processor
- Upward compatible with iSBC 86/30 Single Board Computer
- 512K bytes of dual-port read/write memory expandable on-board to 640K or 1M bytes
- Sockets for up to 128K bytes of JEDEC 24/28-pin standard memory devices
- Two iSBXTM bus connectors
- 24 programmable parallel I/O lines

- Programmable synchronous/ asynchronous RS232C compatible serial interface with software selectable baud rates
- Three programmable 16-bit BCD or binary timers/event counters
- 9 levels of vectored interrupt control, expandable off board to 65 levels
- MULTIBUS[®] interface for multimaster configurations and system expansion
- Supported by a complete family of single board computers, memory, digital and analog I/O, peripheral controllers, packaging and software

The iSBC 86/35 Single Board Computer is a member of Intel's complete line of OEM microcomputer systems that take full advantage of Intel's technology to provide economical, self-contained, computerbased solutions for OEM applications. The board is a complete computer system containing the CPU, system clock, dual port read/write memory, nonvolatile read only memory, I/O ports and drivers, serial communications interface, priority interrupt logic and programmable timers, all on a single 6.75 x 12.00 in. printed circuit card. The iSBC 86/35 board is distinguished by its large RAM content of 512K bytes which is expandable on-board to 1 megabyte; the direct addressing capability of the 8086-2 CPU. The large, on-board memory resource combined with the iAPX 86/10 microprocessor provides high-level system performance ideal for applications, such as robotics, process control, medical instrumentation, office systems, and business data processing.



The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, MULTIBUS, UPI, ICE, iRMX, ISBC, ISBX, MULTIMODULE, ISDM and ICS. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. INTEL CORPORATION, 1984 October 1984

FUNCTIONAL DESCRIPTION

Overview

The iSBC 86/35 board combines the power of the industry standard 8086 CPU with up to a megabyte page of board resident, dual ported system memory to improve the systems overall performance. By placing the direct memory addressing capability of the iAPX 86/10 CPU on board, MULTIBUS® access to system memory can be eliminated, significantly improving system throughput. Intel's incorporation of 256K bit DRAM technology, parallel and serial I/O, iSBXTM connectors, and interrupt control capabilities make this high performance single board computer system a reality.

Central Processing Unit

The central processor for the iSBC 86/35 board is Intel's iAPX 86/10 (8086-2) CPU. A clock rate of 8 MHz is supported with a jumper selectable option for 5 MHz. The CPU architecture includes four 16-bit byte addressable data registers, two 16-bit index registers, all accessed by a total of 24 operand addressing modes for comprehensive memory addressing and for support of the data structures required for today's structured, high level languages as well as assembly language.

Instruction Set

The 8086 instruction repertoire includes variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulation functions.

For enhanced 5 or 8 MHz numerics processing capability, the iSBC 337 MULTIMODULE Numeric Data Processor extends the iAPX 86/10 architecture and data set. Over 60 numeric instructions offer arithmetic, trigonometric, transcendental, logarithmic and exponential instructions. Supported data types include 16-, 32- and 64-bit integer, and 32- and 64-bit floating point, 18-digit packed BCD and 80-bit temporary.




Figure 1. iSBC[®] 86/35 Block Diagram

Architectural Features

A 6-byte instruction queue provides pre-fetching of sequential instructions and can reduce the 750 nsec minimum instruction cycle to 250 nsec for queued instructions. The stack-oriented architecture readily supports modular programming by facilitating fast, simple, inter-modular communication, and other programming constructs needed for asynchronous real-time systems. The memory expansion capabilities offer a 1 megabyte addressing range. The dynamic relocation scheme allows ease in seqmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K bytes at a time and activation of a specific register is controlled explicitly by program control and is also selected implicitly by specific functions and instructions.

RAM Capabilities

The iSBC 86/35 microcomputer contains 512K bytes of dual-port dynamic RAM which may be expanded on-board by adding a RAM Multimodule board as an option. The on-board RAM may be expanded to 640K bytes with the iSBC 304 MULTIMODULE board mounted onto the iSBC 86/35 board. Likewise, the iSBC 86/35 microcomputer may be expanded to 1 Megabyte with the iSBC 314 MULTIMODULE board option. The dual-port controller allows access to the onboard RAM (including RAM MULTIMODULE board options) from the iSBC 86/35 board and from any other MULTIBUS master via the system bus. Segments of on-board RAM may be configured as a private resource, protected from MULTIBUS system access.

EPROM Capabilities

Four 28-pin JEDEC sockets are provided for the use of Intel 2764, 27128, 27256, 27512, EPROMS and their respective ROMs. When using 27512, the onboard EPROM capacity is 256K bytes. Other JEDEC standard pinout devices are also supported, including byte-wide static RAMs.

Parallel I/O Interface

The iSBC 86/35 Single Board Computer contains 24 programmable parallel I/O lines implemented using the Intel 8255A Programmable Peripheral Interface. The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports indicated in Table 1. In order to take advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators, allowing the selection of the appropriate combination of optional line drivers and terminators with the required drive/termination characteristics. The 24 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector.

			Mode of Operation				
	Lines (qty)	Unidirectional					
Port		Input		Output		Bidirectional	Control
		Latched	Latched & Strobed	Latched	Latched & Strobed		
<u>,</u> 1	8	X	X	X	X , ,	x	
2	8	х	X	X	х		
3	4	X		X			X1
	4	х		x		÷	X1

Table 1. Input/Output Port Modes of Operation

NOTE: 1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.

Serial I/O

A programmable communications interface using the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the iSBC 86/35 board. A software selectable baud rate generator provides the USART with all common communication frequencies. The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The RS232C command lines, serial data lines and signal ground line are brought out to a 26-pin edge connector.

Programmable Timers

The iSBC 86/35 board provides three independent, fully programmable 16-bit interval timers/event counters utilizing the Intel 8253 Programmable Interval Timer. Each counter is capable of operating in either BCD or binary modes. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters is jumper selectable. The outputs may be independently routed to the 8259A Programmable Interrupt Controller and to the I/O terminators associated with the 8255A to allow external devices or an 8255A port to gate the timer or to count external events. The third interval timer in the 8253 provides the programmable baud rate generator for the iSBC 86/35 board's RS232C USART serial port. The system software configures each timer independently to select the desired function. Seven functions are available as shown in Table 2. The contents of each counter may be read at any time during system operation.

iSBX[™] MULTIMODULE[™] On-Board Expansion

Two 8/16-bit iSBX MULTIMODULE connectors are provided on the iSBC 86/35 microcomputer. Through these connectors, additional on-board I/O functions may be added. iSBX MULTI-MODULE boards optimally support functions provided by VLSI peripheral components such as additional parallel and serial I/O, analog I/O, small mass storage device controllers (e.g., cassettes and floppy disks), and other custom

Function	Operation
Interrupt on terminal count	When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.
Programmable one-shot	Output goes low upon re- ceipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retriggerable.
Rate generator	Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.
Square-wave rate generator	Output will remain high until one-half the count has been completed, and go low for the other half of the count.
Software triggered strobe	Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.
Hardware triggered strobe	Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.
Event counter	On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the conter "window" has been enabled or an interrupt may be generated after N events occur in the system.

Table 2. Programmable Timer Functions

interfaces to meet specific needs. By mounting directly on the single board computer, less interface logic, less power, simpler packaging, higher performance, and lower cost result when compared to other alternatives such as MUL-TIBUS form factor compatible boards. The iSBX connectors on the iSBC 86/35 board provides all signals necessary to interface to the local onboard bus, including 16 data lines for maximum data transfer rates. iSBX MULTIMODULE boards designed with 8-bit data paths and using the 8-bit iSBX connector are also supported on the iSBC 86/35 microcomputer. A broad range of iSBX MULTIMODULE options are available in this family from Intel. Custom iSBX modules may also be designed for use on the iSBC 86/35 board. An iSBX bus interface specification and iSBX connectors are available from Intel.

MULTIBUS® System Bus Capabilities

Overview

The MULTIBUS system bus is Intel's industry standard (IEEE 796) microcomputer bus structure. Both 8- and 16-bit single board computers are supported on the MULTIBUS structure with 24 address and 16 data lines. In its simplest application, the MULTIBUS system bus allows expansion of functions already contained on a single board computer (e.g., memory and digital I/O). However, the MULTIBUS structure also allows very powerful distributed processing configurations with multiple processors and intelligent slave I/O, and peripheral boards capable of solving the most demanding microcomputer applications. The MULTIBUS system bus is supported with a broad array of board level products, LSI interface components, detailed published specifications and application notes. Please refer to the MULTIBUS Handbook (order number 210883) for more detailed information.

Multimaster Capabilities

For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e. several CPUs and/or controllers logically sharing system tasks through communication on the system bus), the iSBC 86/35 board provides full MULTIBUS arbitration control logic. This control logic allows both serial (daisy chain) and parallel priority schemes. The serial scheme allows up to three iSBC 86/35 boards/bus masters to share the MULTIBUS system bus; while up to 16 masters may be connected using the parallel scheme and external decode logic.

Interrupt Capability

The iSBC 86/35 board provides 9 vectored interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 8086-2 CPU. This interrupt is typically used for signaling catastrophic events (e.g., power failure). The Intel 8259A Programmable Interrupt Controller (PIC) provides control and vectoring for the next eight interrupt levels. As shown in Table 3, a selection of four priority processing modes is available for use in designing request processing configurations to match system requirements for efficient interrupt servicing with minimal latencies. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from all on-board I/O resources and from the MULTIBUS system bus. The PIC then resolves requests according to the selected mode and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked via software, by storing a single byte in the interrupt mask register of the PIC. In systems requiring additional interrupt levels, slave 8259A PICs may be interfaced via the MULTIBUS system bus, to generate additional vector addresses, yielding a total of 65 unique interrupt levels.

Mode	Operation
Fully nested	Interrupt request line priori- ties fixed at 0 as highest, 7 as lowest.
Auto-rotating	Equal priority. Each level, after receiving service, be- comes the lowest priority level until next interrupt occurs.
Specific priority	System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.
Polled	System software examines priority-encoded system in- terrupt status via interrupt status register.

Table 3. Programmable Interrupt Modes

Interrupt Request Generation

Interrupt requests to be serviced by the iSBC 86/35 board may originate from 28 sources. Table 4 includes a list of devices and functions supported by interrupts. All interrupt signals are brought to the interrupt jumper matrix where any combination of interrupt sources may be strapped to the desired interrupt request level on the 8259A PIC or the NMI input to the CPU directly.

Power-Fail Control and Auxiliary Power

Control logic is included to accept a power-fail interrupt in conjunction with the AC-low signal from the Power Supply to initiate an orderly shut down of the system in the event of a power failure. Additionally, an active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down

Device	Function	Number of Interrupts	
MULTIBUS® interface	Requests from MULTIBUS® resident peripherals or other CPU boards	8; may be expanded to 64 with slave 8259A PICs on MULTIBUS® boards	
8255A Programmable Peripheral Interface	Signals input buffer full or output buffer empty; also BUS INTR OUT general purpose interrupt from driver/terminator sockets	3	
8251A USART	Transmit buffer empty and receive buffer full	2	
8253 Timers	Timer 0, 1 outputs; function deter- mined by timer mode	2	
iSBX [™] connectors	Function determined by iSBX [™] MULTIMODULE [™] board	4 (2 per iSBX [™] connector)	
Bus fail safe timer	Indicates addressed MULTIBUS® resident device has not responded to command within 6 msec	1	
Power fail interrupt	Indicates AC power is not within tolerance	1	
Power line clock	Source of 120 Hz signal from power supply	1	
External interrupt	General purpose interrupt from aux- iliary (P2) connector on backplane	1	
iSBC® 337 MULTIMODULE™ Numeric Data Processor	Indicates error or exception condi- tion	1	
Edge-level conversion	Converts edge triggered interrupt re- quest to level interrupt	1	
OR-gate matrix	Outputs of OR-gates on-board for multiple interrupts	2	

Table 4. Interrupt Request Sources

sequences. An auxiliary power bus is also provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

System Development Capabilities

The development cycle of iSBC 86/35 products can be significantly reduced and simplified by using either the System 86/330 or the Intellec[®] Series Microcomputer Development Systems. The Assembler, Locating Linker, Library Manager, Text Editor and System Monitor are all supported by the ISIS-II disk-based operating system.

IN-CIRCUIT EMULATOR

The Intellec ICETM-86A In-Circuit Emulator provides the necessary link between the software development environment provided by the Intellec system and the "target" iSBC 86/35 execution system. In addition to providing the mechanism for loading executable code and data into the iSBC 86/35 board, the ICE-86A In-Circuit Emulator provides a sophisticated command set to assist in debugging software and final integration of the user hardware and software.

Software Support

Real time support for the iSBC 86/35 board is provided by the iRMX 86 operating system. The iRMX 86 Operating System is a highly functional operating system with a rich set of features and options based on an object-oriented architecture. In addition to being modular and configurable, functions beyond the nucleus include a sophisticated file management and I/O system, and powerful human interface. Both packages are easily customized and extended by the user to match unique requirements.

Interactive multi-user support will be provided by the Xenix* operating system. Xenix is a compatible derivative of Unix**, System III.

Language support for the iSBC 86/35 board includes Intels ASM 86, PL/M 86, and PASCAL, and FORTRAN, as well as many third party 8086 languages. Programs developed in these languages can be downloaded from an Intel Series II, or Series III development system to the iSBC 86/35 board via the iSDMTM 86 system debug monitor. The iSDM 86 monitor also provides on-target, interactive system debug capability including breakpoint and memory examination features. The monitor supports iSBC/IAPX 86, 88, 186, and 188 based applications.

* is a trademark of Microsoft Corp. ** is a trademark of Bell Labs.

SPECIFICATIONS

Word Size

INSTRUCTION — 8, 16, 24, or 32 bits **DATA** — 8, 16 bits

System Clock

5 MHz or 8 MHz \pm 0.1% (jumper selectable)

Cycle Time

BASIC INSTRUCTION CYCLE

- 8 MHz 250 ns (assumes instruction in the queue)
- 5 MHz 400 ns (assumes instruction in the queue)
- NOTE: Basic instruction cycle is defined as the fastest nstruction time (i.e., two clock cycles).

Memory Capacity/Addressing

ON-BOARD EPROM

Device	Total Capacity	Address Range
2764	32K bytes	F8000-FFFFF _H
27128	64K bytes	F0000-FFFFF _H
27256	128K bytes	E0000-FFFFF _H
27512	256K bytes	D0000-FFFFF _H

ON-BOARD RAM

Board	Total Capacity	Address Range
iSBC 86/35	512K bytes	0-7FFFF _H

WITH MULTIMODULE[™] RAM

Board	Total Capacity	Address Range
iSBC 304	640K bytes	8-9 FFFF _H
iSBC 314	1M bytes	8-FFFFF _H

I/O Capacity

PARALLEL — 24 programmable lines using one 8255A.

SERIAL - 1 programmable line using one 8251A

iSBX™MULTIMODULE™ - 2 iSBX boards

Serial Communications Characteristics

SYNCHRONOUS – 5-8 bit characters; internal or external character synchronization; automatic sync insertion

ASYNCHRONOUS – 5-8 bit characters; break character generation; 1, $1\frac{1}{2}$, or 2 stop bits; false start bit detection

BAUD RATES

Frequency (kHz) (Software	Baud Rate (Hz)			
Selectable)	Synchronous	Asynch	ronous	
		÷16	÷64	
153.6	· – .	9600	2400	
76.8	_	4800	1200	
38.4	38400	2400	600	
19.2	19200	1200	300	
9.6	9600	600	150	
4.8	4800	300	75	
2.4	2400	150	· _ ·	
1.76	1760	110	-	

NOTE: Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (8253 Timer 2).

Timers

INPUT FREQUENCIES

Reference: 2.46 MHz \pm 0.1% (0.041 μ sec period, nominal); or 153.60 kHz \pm 0.1% (6.51 μ sec period, nominal)

NOTE: Above frequencies are user selectable.

Event Rate: 2.46 MHz max

Function	Single Timer/Counter		Duai Timer/Counter (Cascaded)	
	Min	Max	Min	Max
Real-time	1. 63 μs	427.1 ms	3.26s	466.50 min
Programmable one-shot	1.63µs	427.1 ms	3.26s	466.50 min
Rate generator	2.342 Hz	613.5 kHz	0.000036 Hz	306.8 kHz
Square-wave rate generator	2.342 Hz	613.5 kHz	0.000036 Hz	306.8 kHz
Software triggered strobe	1.63 µs	427.1 ms	3.26s	466.50 min
Hardware triggered strobe	1.63 <i>μ</i> s	427.1 ms	3.26s	466.50 min
Event counter	-	2.46 MHz	-	-

OUTPUT FREQUENCIES/TIMING INTERVALS

Interfaces

MULTIBUS[®] – All signals TTL compatible iSBX[™] BUS – All signals TTL compatible PARALLEL I/O – All signals TTL compatible SERIAL I/O – RS232C compatible, configurable as a data set or data terminal TIMER – All signals TTL compatible

INTERRUPT REQUESTS – All TTL compatible

Connectors

Interface	Double- Sided Pins	(in.)	Connectors
MULTIBUS® System iSBX TM Bus	86	0.156	Viking 3KH43/9AMK12 Wire Wrap Viking
8-Bit Data	36	0.1	000292-0001
16-Bit Data	44	0.1	000293-0001
Parallel I/O (2)	50	0.1	3M3415-000 Flat or
			TI H312125 Pins
Serial I/O	26	0.1	3M 3462-0001 Flat or AMP 88106-1 Flat

Line Drivers and Terminators


I/O DRIVERS - The following line drivers are all compatible with the I/O driver sockets on the iSBC 86/05 board

Driver	Characteristic	Sink Current (mA)
7438	1,00	48
7437		48
7432	NI	16
7426	1,00	16
7409	NI,OC	16
7408	NI	16
7403	1,00	16
7400		16

NOTE: I = inverting: NI = non-inverting: OC = open collector.

Port 1 of the 8255A has 20 mA totem-pole bidirectional drives and $1 k\Omega$ terminators

I/O TERMINATORS – $220\Omega/330\Omega$ divider or 1 $k\Omega$ pullup



1kΩ

+ 5V -

MULTIBUS® Drivers

Characteristic	Sink Current (mA)	
Tri-State	32	
Tri-State	32	
	32	
Open Collector	20	
	Characteristic Tri-State Tri-State Tri-State Open Collector	

Physical Characteristics

WIDTH - 12.00 in. (30.48 cm) HEIGHT - 6.75 in. (17.15 cm) **DEPTH** - 0.70 in. (1.78 cm) WEIGHT - 14 oz. (388 gm)

Electrical Characteristics

DC POWER REQUIREMENTS

Configuration	Onfiguration Current Require (All Voltages ±		
	+5V	+12V	-12V
Without EPROM ¹	5.1A	25 m A	23 m A
RAM only ²	600 m A	-	
With 32K EPROM ³ (using 2764)	5.6A	25 m A	23 m A
With 64K EPROM (using 27128)	5.7A	25 m A	23 m A
With 128K EPROM (using 27256)	5.8A	25 m A	23 m A

NOTES:

- 1. Does not include power for optional ROM/EPROM, I/O drivers, and I/O terminators.
- 2. RAM chips powered via auxiliary power bus in power-down mode.
- Includes power required for 4 ROM/EPROM chips. and I/O terminators installed for 16 I/O lines; all terminator inputs low.

Environmental Characteristics

OPERATING TEMPERATURE - 0°C to 55°C @ 200 linear feet per minute (LFM) air velocity

RELATIVE HUMIDITY - to 90% (without condensation)

Reference Manual

146245-001 - iSBC 86/35 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office of from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number Description

SBC 86/35

Single Board Computer